DFT Lead Engineer

8 - 12 Years

Job Description

Experience Band [Years] **

8 to 10 Yrs

*Job Location

Koramangala, Bangalore

Educational Qualification(s)


*Detailed Description of the Job Profile

- Should have good knowledge about all DFT concepts. Scan insertion and validation, BIST insertion and validation, ATPG and Pattern Validation w/wo Timing, DFT mode timing Analysis and sign off.

- Work experience on various DFT architectures. Knowledge of protocol like IEEE1149.1, IEEE1149.6, IEEE1687 and IEEE1500.

- Worked on Pattern diagnosis and Familiarity with ATE, silicon bring up.

- Should have done 4 tape outs.

*Technical Skill [Required]

- Hands on experience in various DFT aspects like Scan insertion, MBIST and JTAG, ATPG, Pattern validation at block level as well as Fullchip level

- Synopsys tools: DFT MAX, TetraMAX


- Cadence tools: RTL Compiler, Encounter Test


- Mentor Graphics tools: Tessent tool chain, TestKompress

- Debussy, VCS/Questa/IUS

- PT tool from Synopsys

Salary: Not Disclosed by Recruiter

Industry:IT-Software / Software Services

Functional Area:Other


Desired Candidate Profile

Please refer to the Job description above

Company Profile

Globe Consulting Services

We hire ITes
View Contact Details+

Recruiter Name:Manjula

Contact Company:Globe Consulting Services


Email :manjukeshgcs04@gmail.com

Address :No. 647, 2nd Floor, 1st Stage, 100 FT Road, Indiranagar, BANGALORE, Karnataka - 560008,India


Send a Query

Please provide your email address

Please enter your query

Supported Formats: doc, docx, rtf, pdf Max file size: 2MB

Please agree to the terms and conditions to continue.